PACDN006
PERFORMANCE INFORMATION
Input Capacitance vs. Input Voltage
Figure 1. Typical Variation of C IN vs. V IN
(V P = 5 V, V N = 0 V, 0.1 m F Chip Capacitor between V P and V N )
APPLICATION INFORMATION
Design Considerations
In order to realize the maximum protection against ESD pulses, care must be taken in the PCB layout to minimize parasitic
series inductances on the Supply/Ground rails as well as the signal trace segment between the signal input (typically
a connector) and the ESD protection device. Refer to Figure 2, which illustrates an example of a positive ESD pulse striking
an input channel. The parasitic series inductance back to the power supply is represented by L 1 and L 2 . The voltage V CL on
the line being protected is:
V CL + Fwd Voltage Drop of D 1 ) V SUPPLY ) L 1
d ( I ESD ) dt ) L 2
d ( I ESD ) dt
where I ESD is the ESD current pulse, and V SUPPLY is the positive supply voltage.
An ESD current pulse can rise from zero to its peak value in a very short time. As an example, a level 4 contact discharge
per the IEC61000 ? 4 ? 2 standard results in a current pulse that rises from zero to 30 Amps in 1 ns. Here d(I ESD )/dt can be
approximated by D I ESD / D t, or 30/(1x10 ? 9 ). So just 10 nH of series inductance (L 1 and L 2 combined) will lead to a 300 V
increment in V CL !
Similarly for negative ESD pulses, parasitic series inductance from the V N pin to the ground rail will lead to drastically
increased negative voltage on the line being protected.
Another consideration is the output impedance of the power supply for fast transient currents. Most power supplies exhibit
a much higher output impedance to fast transient current spikes. In the V CL equation above, the V SUPPLY term, in reality, is
given by (V DC + I ESD x R OUT ), where V DC and R OUT are the nominal supply DC output voltage and effective output impedance
of the power supply respectively. As an example, a R OUT of 1 W would result in a 10 V increment in V CL for a peak I ESD of
10 A.
If the inductances and resistance described above are close to zero, the rail ? clamp ESD protection diodes will do a good job
of protection. However, since this is not possible in practical situations, a bypass capacitor must be used to absorb the very high
frequency ESD energy. So for any brand of rail ? clamp ESD protection diodes, a bypass capacitor should be connected between
the V P pin of the diodes and the ground plane (V N pin of the diodes) as shown in the Application Circuit diagram below. A value
of 0.22 m F is adequate for IEC ? 61000 ? 4 ? 2 level 4 contact discharge protection ( ? 8 kV). Ceramic chip capacitors mounted with
short printed circuit board traces are good choices for this application. Electrolytic capacitors should be avoided as they have
poor high frequency characteristics. For extra protection, connect a zener diode in parallel with the bypass capacitor to mitigate
http://onsemi.com
4
相关PDF资料
PACDN009MR IC ESD ARRAY PROT 5-CH 8MSOP
PACDN046MR DIODE ZENER 8MSOP
PACDN1408CG 8 CH. ESD PROTECTION WLCSP10
PALS600-2482G POWER-OVER-ETHERNET 600W 48V,12V
PAN4820 EMI FILTER 76VDC 20A PCB MNT
PAS250-6 POWER SUPPLY 24VDC 250 WATT
PAXLCL00 METER CURRENT LOOP 3 1/2-DIGIT
PAXLHV00 METER AC VOLT 3-DIGIT PNL MNT
相关代理商/技术参数
PACDN006SM 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:6-Channel ESD Protection Array
PACDN007 制造商:CALMIRCO 制造商全称:California Micro Devices Corp 功能描述:18 CHANNEL ESD PROTECTION ARRAY
PACDN007Q 制造商:CALMIRCO 制造商全称:California Micro Devices Corp 功能描述:18 CHANNEL ESD PROTECTION ARRAY
PACDN009 制造商:CALMIRCO 制造商全称:California Micro Devices Corp 功能描述:5 Channel ESD Protection Array
PACDN009M 制造商:CALMIRCO 制造商全称:California Micro Devices Corp 功能描述:5 Channel ESD Protection Array
PACDN009MR 功能描述:ESD 抑制器 5-ch ESD Protection RoHS:否 制造商:STMicroelectronics 通道:8 Channels 击穿电压:8 V 电容:45 pF 端接类型:SMD/SMT 封装 / 箱体:uQFN-16 功率耗散 Pd: 工作温度范围:- 40 C to + 85 C
PACDN010 制造商:CALMIRCO 制造商全称:California Micro Devices Corp 功能描述:P/ACTIVE SCHOTTKY DIODE MEMORY BUS TERMINATOR
PACDN010Q/T 制造商:CALMIRCO 制造商全称:California Micro Devices Corp 功能描述:APPLICATION SPECIFIC DIODE ARRAY|SO